TSMC 2026 Roadmap: No High-NA EUV Through 2029
Summary
Key Takeaways
TSMC SVP Kevin Zhang: "Our R&D has been exceptionally effective in pushing current EUV capabilities while maintaining an aggressive scaling roadmap. This is definitely an advantage. Perhaps one day they will have to use high-NA, but for now we can still fully leverage existing EUV technology without switching to high-NA — which is very, very expensive." High-NA EUV costs $400M/unit, roughly double current EUV. TSMC achieved 30x EUV wafer output increase and 24% power reduction through proprietary EUV pellicle (outperforming ASML originals), AI computational lithography (cuLitho 40x speedup), multi-patterning, and source power increases. ASML shares fell 3.7%; its High-NA plan for 2027-2028 mass production and €60B revenue by 2030 faces revision. TechInsights Dan Hutcheson: "Advanced packaging is displacing lithography as the key enabler of density gains."
Why It Matters
Scaling drivers shifting from lithography upgrades to optimization + advanced packaging. Hits ASML revenue expectations; Intel/Samsung gain differentiation but bear higher capex risk; A16 delay impacts AI chip roadmaps.
PRO Decision
Chip designers: IP compatibility reduces migration cost, but A16 delay requires roadmap re-evaluation. ASML: invest more in source power and yield tools. Investors: short-term margin benefit, long-term High-NA transition risk.
Get 3-5 key AI infrastructure signals weekly →
💬 Comments (0)