Filter

×
Active Filters Clear All
Keyword: EPYC Venice ×
4 Total Reports
AMD Other 2026-07-23

AMD Unveils Zen 6 Venice, MI455X, and Helios Rack-Level Design to Challenge NVIDIA

At Advancing AI 2026, AMD launched Zen 6 EPYC Venice (2nm, up to 256 cores) and MI455X (CDNA5, 432GB HBM4, 40 PFLOPS FP4), along with Helios rack reference design (2.9 exaFLOPS FP4 per rack), claiming a 1000x AI performance roadmap, with major commitments from Meta, OpenAI, and others.

Hewlett Packard Enterprise Other 2026-07-19

AMD and HPE Launch Helios Open AI Infrastructure to Rival NVIDIA Ecosystem

AMD and HPE expand partnership to launch Helios, an open-stack AI infrastructure platform integrating EPYC CPUs, Instinct MI455X GPUs, Pensando networking, and ROCm software. Each rack delivers up to 2.9 exaFLOPS FP4, built on OCP principles with Juniper switches, targeting simplified deployment and energy efficiency.

AMD Other 2026-07-15

AMD Confirms Zen 6 EPYC Venice: First 2nm Server CPU Launching July 2026

AMD confirms Zen 6 EPYC Venice launch at Advancing AI 2026 (July 22-23). As the first 2nm server CPU, it features triple-core hybrid architecture, up to 192 cores, ~29% single-thread and ~22% multi-thread gains, targeting AI inference and tight CPU-GPU synergy via Infinity Fabric.

AMD Other 2026-06-17

AMD Mustang Peak Threadripper: 144 cores, PCIe 6.0, TR6 socket – Power and memory challenges loom

AMD's Zen 6 Threadripper 'Mustang Peak' is confirmed with 2nm TSMC process, DDR5, PCIe 6.0, and a new TR6 socket. Using Powderhorn CCDs, it scales to 144 cores (288 threads) with clocks above 6 GHz. However, massive power draw and memory bandwidth demands (possibly requiring MRDIMM) raise platform cost concerns.