Reports
AI-generated structured vendor updates
苹果M7芯片跳过M6代际直指端侧AI推理加速
...
Alibaba Cloud Unveils Agent-Native Suite and Open-Source SAIL Stack to Rival CUDA
At WAIC 2026, Alibaba Cloud launched its Agent-Native cloud suite (AgentLoop, AgentTeams, AgentRun, TokenWorks), open-sourced the T-Head SAIL AI software stack, and unveiled the 2.4T-parameter Qwen 3.8-Max-Preview model and Zhenwu M890 supernode, marking a comprehensive push into agent-native cloud and open-source AI ecosystem.
AMD launches world's first 2nm GPU MI455X and Zen 6 EPYC, targets NVIDIA and Intel
At Advancing AI 2026, AMD announced 46% data center CPU market share and launched the world's first 2nm GPU, Instinct MI455X, with CDNA architecture and HBM4 memory. The 6th-gen EPYC Venice (Zen 6) was also unveiled, targeting AI workloads.
Microsoft Azure Deploys AMD Helios Rack with MI455X GPUs, Breaking NVIDIA's Cloud AI Monopoly
Microsoft Azure officially adopts AMD Helios rack-scale AI infrastructure, featuring 72 MI455X GPUs (432GB HBM4, 19.6TB/s), Venice EPYC CPUs, and Pensando DPUs. Three new instances (ND MI455X v7, HDv2, HXv2) are launched, marking Azure's shift from exclusive NVIDIA dependency to a multi-vendor AI strategy.
Huawei Ascend 950 Supernode: Self-Developed HCCS Interconnect for Sovereign AI Compute Ecosystem
Huawei unveiled the Ascend 950 Supernode at WAIC, integrating 32 self-developed Ascend 950 AI processors with HCCS high-speed interconnect, achieving 2.5x compute density and supporting trillion-parameter model training, offering a sovereign AI compute alternative free from overseas supply chains.
OpenAI and Broadcom Tape Out First Inference ASIC Jalapeño in 9 Months, Targeting NVIDIA Dominance
OpenAI and Broadcom unveil Jalapeño, their first custom inference ASIC, fabricated on TSMC 3nm and optimized for Transformer models. Targeting a 50% inference cost reduction, it taped out in 9 months and is slated for deployment in gigawatt-scale data centers by late 2026, marking OpenAI's strategic pivot to full-stack AI infrastructure and a direct challenge to NVIDIA's inference hegemony.
MediaTek Lands Exclusive Google TPU v9 Inference Upgrade Triggerfish with 2x SRAM
Google plans a TPU v9 inference upgrade, Triggerfish, exclusively fabbed by MediaTek. It features 2-3x on-chip SRAM, HBM4E DRAM, and a simulation die for local management. Production starts late 2027 with 1-2M units lifecycle, unit price ~30% higher than Humufish.
Google unveils 8th-gen TPU: 3x training speed, 3x SRAM for inference, redefines AI compute TCO
At Cloud Next 2026, Google launched 8th-gen TPU with dual variants: TPU 8t for training (9600 per pod, 2PB shared memory) and TPU 8i for inference (1152 per pod, 3x on-chip SRAM). Also announced Gemini Enterprise Agent Platform, N4 Axion ARM instances (2x price-performance vs x86), and AI-driven security with Wiz.
NVIDIA Vera CPU Threatens x86: 1.5x Performance, 4x Density, Full-Stack AI Lock-In
Rumors indicate NVIDIA will unveil its first general-purpose CPU Vera at Computex 2026, claiming 1.5x x86 performance, 2x throughput, and 4x rack density. Shipment targets: 1.2M units in FY2027, 4.2M in FY2028. Vera targets the AI inference shift from 1:8 to 1:1 CPU/GPU ratio, complementing Grace to create a full GPU+CPU stack.
Meta Accelerates Custom AI Chip Roadmap with Focus on Inference Optimization
Meta plans to launch four generations of MTIA AI chips in two years, adopting an 'inference-first' design strategy optimized for generative AI tasks. Built on PyTorch and open standards, the chips enable seamless data center deployment, targeting improved compute efficiency and cost control.
AMD Launches ROCm AI Developer Hub to Strengthen Software Ecosystem
AMD introduces the ROCm AI Developer Hub, offering centralized software tools and resources for AI model training and inference optimization on AMD GPUs. The platform streamlines development through documentation, tools, and best practices, enhancing efficiency from development to deployment.