Vendor Strategy
Important
High
90% Confidence
TSMC Discloses 2nm and Beyond Technology Roadmap
Summary
TSMC announces its 2nm (N2) process will adopt GAAFET architecture replacing FinFET, with plans for subsequent A-series nodes. The technology targets performance and efficiency gains for HPC and mobile applications, leveraging new materials and 3D packaging for AI and 5G/6G demands.
Key Takeaways
TSMC's official disclosure outlines its future R&D blueprint, highlighting the introduction of Gate-All-Around FET (GAAFET) architecture at the 2nm (N2) node, replacing current FinFET technology. N2 aims to deliver performance and power efficiency improvements for high-performance computing and mobile applications. The company also plans post-2nm 'A' series processes (e.g., A14, A10), innovating with new materials, architectures, and advanced packaging (e.g., 3D Fabric) to meet chip performance demands in AI, 5G/6G, and quantum computing.
Why It Matters
台积电的制程技术演进将直接影响AI基础设施和高效能计算芯片的供应，推动行业向更先进半导体技术迁移，强化其在全球晶圆代工竞争中的领导地位。...